Abstract-This paper discusses a two-piece approach for fabricating two-dimensional (2-D) arrays of tilting MEMS mirrors with application in very-large optical cross-connect switches. In the new process, a two-sided etching of silicon-on-insulator (SOI) wafers is used to create crystalline mirrors on a first wafer that is later aligned and bonded to a separate wafer containing the activation electrodes, traces, and bond pads. The approach allows a very close spacing of mirror elements and a very simple design for the mechanical structures, and also greatly simplifies wire routing.
I. INTRODUCTION
A N cross connect is a key component in a telecommunications network that can direct any of input optical signals to any of output ports. Depending on the value of (which can range from 2 to greater than 1000), this can be a very large and very complicated switch-occupying a volume of several cubic meters. An all-optical version [1] has at its heart a two-dimensional (2-D) array of MEMS mirrors that is at most several centimeters in size. This paper discusses the design of one of these MEMS chips; see Fig. 1 .
The design is in part dictated by the value of in relation to a divider placed roughly at and a second more-arbitrarily placed at . In the small regime it is reasonable to use a planer geometry with a linear array of input fibers (with collimating lenses) set at a right angle with respect to an array of output fibers so that the extended axes of the fibers form a square grid. Switching of light from any input fiber to any output fiber is accomplished by simply inserting a 45 mirror at the appropriate vertex position. The MEMS chip must therefore contain in-out accurately oriented digital mirrors [2] , [3] . For the medium and large regimes, rapidly becomes an unmanageable number and it is more practical to use a setup in which only mirrors are required. In this three-dimensional (3-D) architecture, 2-D arrays of input and output ports are directed toward a corresponding array of tilting mirrors, each of which can be oriented to direct an incoming signal to any output. The trade off for the smaller number of mirrors is therefore the in- mirror structures [4] have been fabricated very successfully for as large as 256 using a multilayer polysilicon process and self-assembly techniques. An attractive feature of this approach is that it yields a monolithic device, with the mirrors and the electrodes being part of the same chip. On the other hand, there are processing constraints on the maximum thickness and diameter of the mirrors, and the fill factor is limited since a significant fraction of the surface area of the wafer must be used for the self-assembly mirror-lifting mechanisms. In the large regime there is also insufficient space for single-layer wire routing to the mirror electrodes.
This paper addresses these issues and describes an approach for the architecture in which the tilting mirrors and the activation electrodes are fabricated separately [5] . The mechanical elements are created from low-stress silicon-on-insulator (SOI) wafers using a two-sided deep etching process that eliminates the need for self-assembly and so permits a very simple mechanical design with a very-high mirror fill factor. There are few constraints placed on the mirror thickness and diameter and on the maximum rotation angle. Moreover both surfaces of the mirrors can be metalized to help control plate curvature. Because the electrode wafer is processed separately it is now straightforward to incorporate several conductor levels with grounded guard planes to greatly increase routing density, to improve shielding, and to reduce charging effects.
The description to follow is for the simplest mechanical design and for the most basic fabrication scheme. These have served as starting points for an ongoing development [6] .
II. GENERAL PROCESSING
The processing of the mirrors begins with an SOI wafer having a top level (SOI) thickness of less than roughly 10 microns, depending on mirror diameter. The mirrors must be sufficiently thick to survive processing and handling and to meet flatness criteria after metallization, but thin enough to permit a reasonable activation voltage and to meet response time requirements. For a mirror with a diameter of the order of 1 mm, a thickness of 3 or 4 may be adequate. The order of processing is as follows: i) The SOI layer is patterned and etched down to the buried oxide to define the mirrors, gimbals, and the torsional members. See Fig. 2 . ii) The substrate (handle) is ground and polished to thin the wafer to an overall thickness of a few hundred microns. This eases further processing and also sets the eventual gap spacing between mirrors and electrodes. iii) The handle side of the wafer is patterned and deep reactive ion etched to create the cylindrical cavities that are aligned with the mirrors and gimbals in the SOI layer. See Fig. 3(a) . The etching again stops on the buried oxide layer. iv) A wet etch removes the exposed area of the buried oxide layer to release the mirrors, gimbals and torsional structures. v) After metallization of the mirror surfaces, the mechanical wafer is aligned and bonded to the separately processed electrode wafer, as shown in Fig. 3(b) . Depending on thermal constraints the joining of the two wafers is accomplished using epoxy, flip-chip techniques, or fusion bonding. Fig. 4 is a schematic showing a cross-sectional view of the completed assembly. Because each mirror structure forms the lid over an individual, closed cylindrical cavity with grounded walls there is excellent electrical isolation between neighboring elements. Moreover, the closed cell structure guards against mechanical coupling between mirrors via the ambient gas and also permits tailoring of the mirror-electrode gap spacing and the physical geometry of the gimbal structure to help control switch ringing using pneumatic damping. 
III. MODELING
Assuming that activated mirrors undergo only relatively small rotations, the simple parallel plate approximation can be used to derive meaningful analytic modeling results. These results, of course, are dependent upon details such as the electrode shape and the geometry of the torsional members. For simplicity, the following assumes that the springs are straight rods of uniform rectangular cross section. The "T" shaped termination seen in Fig. 5 is intended to help relieve any residual stress in the SOI layer, but does not seriously modify the torsional spring constant . The height of the cross section is determined by the thickness of the SOI layer. Patterning sets the length and the width (assumed to be smaller than ). Fig. 6 shows the electrode pattern for the present calculations. The mirror-electrode gap spacing is represented by the parameter .
The angle of rotation corresponding to a given voltage applied to a single quadrant electrode is determined by the torque equation (1) Using the definitions (2) (3) and rearranging leads to the relation (4) Fig. 7 . Square of the applied voltage plotted as a function of the rotation angle, both measured in reduced units. The system becomes unstable at the maximum. with (5) Fig. 7 shows (dimensionless parameter proportional to ) plotted as a function of (dimensionless parameter proportional to ). The maximum in the curve is the critical point. For the rotation is unstable and the plate abruptly snaps into contact with the lower electrode. Equation (3) determines the critical angle of plate rotation with , i.e., (6) The voltage at which this rotation is reached is given by (4) with i.e.,
The torsional spring constant for a pair of straight rods is given by (8) Here, is the modulus of rigidity, and is a geometrical factor set by the cross section of the beam and given by (9) with (10) Combining (7) and (8) and solving for the torsion rod length yields (11) Inserting numerical values for , , , and ; and measuring lengths in microns and angles in degrees, (11) simplifies to (12) As an example use of (12), Fig. 8 plots rod length as a function of critical voltage for several values of the torsion rod width, assuming , , and . If the critical voltage is set at 150 V, and the torsion rod length at 100 , then the rod width must be roughly 1.2 . The voltage needed to generate a rotation angle less than the critical value is easily estimated using Fig. 7 . For example, at 8 , . The corresponding value of is 0.80. This implies . The required voltage is, therefore, 143 V. Note also that (6) indicates that .
IV. EXPERIMENTAL DATA Fig. 9 shows angle-versus-voltage curves measured for a device with physical parameters coinciding with those of the example of the previous paragraph, i.e., with , , , , and . A difference from the previous discussion however is that the electrode quadrants are rotated 45 so that a single activated electrode causes rotation about both the mirror and the gimbal axes. The effective rotational spring constant, however, remains equal to that for rotation about a single axis, and so the modeling of Section III continues to apply. The two curves plotted correspond to the independent activation of opposing electrodes and ideally should coincide. The small discrepancy indicates a misalignment between the mirror and electrode wafers of a few microns. For an 8 rotation, the averaged measured activation voltage is 142 V. The agreement with the 143 V predicted in Section III is better than expected, given the uncertainties in all of the physical parameters, particularly the cross-sectional dimensions of the torsional beam. Had the processed beam width been 1.3 rather than the expected 1.2 , the torsional spring constant (refer to (8) and (9)) would have been 25% larger than the modeled value. This would have increased (7) and so by about 12%, leading to a measured 8 activation of 160 V. SEM images of a broken beam show a weakly trapezoidal cross section with an average width close to 1.2 . Square-wave response signatures for rotations about the mirror and gimbal axes are shown in Fig. 10 . The ringing that persists for roughly 20 ms can be controlled by simply modifying the rise and fall of the drive signal or, as aforementioned, by changing the geometry of the underlying cavity to utilize gas damping.
V. SUMMARY
A new approach was presented for creating 2-D arrays of noninteracting, two-axis tilting MEMS mirrors. The SOI mirrors and the activation electrodes are fabricated on separate wafers that are then aligned and bonded together. The two-piece concept has special advantages for large-mirror, large-port optical cross-connect switches [7] where mirror size, fill factor, and wire routing are significant issues.
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